RE: PCI Express

From: Nguyen, Tom L <tom.l.nguyen_at_intel.com>
Date: 2005-03-08 10:32:10
On Monday, March 07, 2005 3:12 PM Jesse Barnes wrote:

>On Monday, March 7, 2005 3:03 pm, Nguyen, Tom L wrote:
>> On Monday, March 07, 2005 12:41 PM Colin Ngam wrote:
>> > I looked at Documentation/MSI-HOWTO.txt(linux-ia64-release-2.6.11)
and
>> >
>> > it mentioned that CONFIG_X86_LOCAL_APIC has to be configured.  I
did
>>
>> not
>>
>> > find this configured on in any sample ia64 config files, but it
does
>> > exist in defconfig for i386.  Is this just an ia32 config option?
>>
>> IA64 uses SAPIC instead of IOxAPIC. SAPIC, which is somewhat similar
to
>> IOxAPIC, is included in IA64 kernel. MSI/MSI-X support configuration
>> option therefore is always available in IA64.

>So the MSIs are programmed to point at the processor SAPIC block?  I
think 
>that'll work for us on Altix, but if they're pointed at an external
Intel >(or 
>compatible) interrupt controller, we'll have to write new code for
Altix.

MSI/MSI-X message address is programmed to point at specific processor,
not an external Intel interrupt controller, as a target.

Thanks,
Long
-
To unsubscribe from this list: send the line "unsubscribe linux-ia64" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Received on Mon Mar 7 18:41:10 2005

This archive was generated by hypermail 2.1.8 : 2005-08-02 09:20:36 EST