Is there support in IA64 kernel to change a memory mapping from cacheble to uncacheble attribute. By support I mean one function which can accept an addr start/range, make sure in-transit cache data/prefetch hits are synced and upon return gurantee no CPU has any stale data in its caches and after installing the new attribute memory is guranteed synchronized. Or is a combonition of functions/macros required? - Mario - To unsubscribe from this list: send the line "unsubscribe linux-ia64" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.htmlReceived on Mon Apr 26 14:57:45 2004
This archive was generated by hypermail 2.1.8 : 2005-08-02 09:20:25 EST