Re: pgd_free, pmd_free, and pte_free trapping memory.

From: Christoph Hellwig <hch_at_infradead.org>
Date: 2004-03-18 03:53:01
On Wed, Mar 17, 2004 at 10:20:16AM -0600, Jack Steiner wrote:
> The test harness ensures that the timing is done with warm TLBs & cold 
> cache (data not in cpu caches):
> 
> 	 3.1 usec 16K node local memory
> 	 6.1 usec 16K remote memory
> 
> 	12.5 usec 64K node local memory
> 	24.5 usec 64K remote memory
> 
> I ran this on Itanium 2 1300MHz cpus. However, processor core speed does
> not significantly affect timings since most time is spent waiting for 
> off chip memory access.

Well, pages on the per-cpu list are supposed to be still cache hot..

-
To unsubscribe from this list: send the line "unsubscribe linux-ia64" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Received on Wed Mar 17 11:57:44 2004

This archive was generated by hypermail 2.1.8 : 2005-08-02 09:20:24 EST